

10/52578/474  
Rec'd PCT/PTO 21 MAR 2005

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property  
Organization  
International Bureau



(43) International Publication Date  
8 April 2004 (08.04.2004)

PCT

(10) International Publication Number  
WO 2004/029814 A2


- (51) International Patent Classification<sup>7</sup>: G06F 13/00
- (21) International Application Number:  
PCT/TB2003/004018
- (22) International Filing Date:  
12 September 2003 (12.09.2003)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data:  
PCT/SG02/00240  
24 September 2002 (24.09.2002) SG
- (71) Applicant (for all designated States except US): KONINKLIJKE PHILIPS ELECTRONICS N.V. [NL/NL]; Groenewoudseweg 1, NL-5621 BA Eindhoven (NL).
- (72) Inventors; and
- (75) Inventors/Applicants (for US only): TEE, Chee, Y. [MY/SG]; c/o Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL). MEHTANI, Rajeev [NL/SG]; c/o Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL).
- (74) Agent: DUIJVESTIJN, Adrianus, J.; Philips Intellectual Property & Standards, Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL).
- (81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.
- (84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Declaration under Rule 4.17:

— as to applicant's entitlement to apply for and be granted a patent (Rule 4.17(ii)) for the following designations AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN,

[Continued on next page]

(54) Title: INTERFACE INTEGRATED CIRCUIT DEVICE FOR A USB CONNECTION




(57) Abstract: An electronic apparatus with a USB connection has a functional circuit with a processor, a parallel address data bus coupled to the processor and a USB device controller circuit with a USB interface in parallel with said address/data bus. The apparatus contains an interface integrated circuit electronically between the USB connection on one hand and the parallel address/data interface and the USB interface on the other hand. The interface integrated circuit has external terminals for connecting to a USB bus, a transceiver capable of transceiving for both a USB host and a USB device, the transceiver having a USB interface, a host interface and a device interface. The USB interface is coupled to the USB connection. The device interface is connected to the external USB device controller circuit. A host controller is coupled to the host interface, the host controller being coupled to the functional circuits via the parallel data/address bus.

WO 2004/029814 A2

Rec'd PCT/PTG 21 MAR 2005  
PCT/IB 03/04018  
10/528/74

**REGISTRY OF PATENTS  
SINGAPORE**



This is to certify that the annexed is a true copy of the following international application as filed with the Registry as the receiving Office and of any corrections thereto.

Date of Filing : 24 SEP 2002

Application Number : PCT/SG02/00240 [withdrawn]

Applicant(s) /  
Proprietor(s) of Patent : PHILIPS ELECTRONICS SINGAPORE PTE  
LTD;  
KONINKLIJKE PHILIPS ELECTRONICS N.V.


Title of Invention : INTERFACE INTEGRATED CIRCUIT  
DEVICE FOR A USB CONNECTION

**PRIORITY  
DOCUMENT**

SUBMITTED OR TRANSMITTED IN  
COMPLIANCE WITH RULE 17.1(a) OR (b)

Tan Kar Leng (Ms)  
Assistant Registrar  
for REGISTRAR OF PATENTS  
SINGAPORE

2 Jul 2003



HOME COPY  
PCT REQUEST

1/4

PSG020024WOP

Original (for SUBMISSION) - printed on 23.09.2002 02:25:36 PM

|       |   |   |
|-------|---|---|
| 0     | For receiving Office use only   |   |
| 0-1   | International Application No.   | PCT/SG 02 / 00240   |
| 0-2   | International Filing Date   | 24 SEP 2002 (84-89-02)  |
| 0-3   | Name of receiving Office and "PCT International Application"  | REGISTRY OF PATENTS (SINGAPORE)<br>PCT INTERNATIONAL APPLICATION  |
| 0-4   | Form - PCT/RO/101 PCT Request   |   |
| 0-4-1 | Prepared using  | PCT-EASY Version 2.92<br>(updated 01.06.2002)   |
| 0-5   | Petition<br>The undersigned requests that the present international application be processed according to the Patent Cooperation Treaty |   |
| 0-6   | Receiving Office (specified by the applicant)   | Intellectual Property Office of Singapore (RO/SG)   |
| 0-7   | Applicant's or agent's file reference   | PSG020024WOP  |
| I     | Title of invention  | INTERFACE INTEGRATED CIRCUIT DEVICE FOR A USB CONNECTION  |
| II    | Applicant   |   |
| II-1  | This person is:   | applicant only  |
| II-2  | Applicant for   | SG  |
| II-4  | Name  | PHILIPS ELECTRONICS SINGAPORE PTE. LTD.   |
| II-5  | Address:  | Attn. Mr. J.C. De Visser<br>620A Lorong 1, Toa Payoh.<br>TP2-2nd Floor<br>319762 Singapore<br>Singapore |
| II-6  | State of nationality  | SG  |
| II-7  | State of residence  | SG  |
| II-8  | Telephone No.   | +65 7995021   |
| II-9  | Facsimile No.   | +65 7995022   |

SEP 26 15:26

CONFIRMATION COPY

2/4

## PCT REQUEST

Original (for SUBMISSION) - printed on 23.09.2002 02:25:36 PM

PSG020024WOP


|          |  |  |
|----------|--|--|
| III-1    | Applicant and/or inventor  |  |
| III-1-1  | This person is:  | applicant only   |
| III-1-2  | Applicant for  | all designated States  |
| III-1-4  | Name   | KONINKLIJKE PHILIPS ELECTRONICS N.V.   |
| III-1-5  | Address:   | Groenewoudseweg 1<br>NL-5621 BA Eindhoven<br>Netherlands   |
| III-1-6  | State of nationality   | NL   |
| III-1-7  | State of residence   | NL   |
| III-1-8  | Telephone No.  | +31 40 2743444   |
| III-1-9  | Facsimile No.  | +31 40 2743489   |
| III-1-11 | Applicant's registration No. with the Office   | GPA 02/0007  |
| V        | Designation of States  |  |
| V-1      | Regional Patent<br>(other kinds of protection or treatment, if any, are specified between parentheses after the designation(s) concerned)  | EP: AT BE CH&LI CY DE DK ES FI FR GB GR<br>IE IT LU MC NL PT SE TR and any other<br>State which is a Contracting State of<br>the European Patent Convention and of<br>the PCT (except BG CZ EE SK) |
| V-2      | National Patent<br>(other kinds of protection or treatment, if any, are specified between parentheses after the designation(s) concerned)  | SG   |
| V-5      | Precautionary Designation Statement<br><br>In addition to the designations made under items V-1, V-2 and V-3, the applicant also makes under Rule 4.9(b) all designations which would be permitted under the PCT except any designation(s) of the State(s) indicated under item V-6 below. The applicant declares that those additional designations are subject to confirmation and that any designation which is not confirmed before the expiration of 15 months from the priority date is to be regarded as withdrawn by the applicant at the expiration of that time limit. |  |
| V-6      | Exclusion(s) from precautionary designations   | NONE   |
| VI       | Priority claim   | NONE   |
| VII-1    | International Searching Authority Chosen   | European Patent Office (EPO) (ISA/EP)  |

3/4

## PCT REQUEST

PSG020024WOP

Original (for SUBMISSION) - printed on 23.09.2002 02:25:36 PM

|        |  |   |                             |
|--------|--|---|-----------------------------|
| VIII   | Declarations   | Number of declarations  |                             |
| VIII-1 | Declaration as to the identity of the inventor   | -   |                             |
| VIII-2 | Declaration as to the applicant's entitlement, as at the international filing date, to apply for and be granted a patent             | -   |                             |
| VIII-3 | Declaration as to the applicant's entitlement, as at the international filing date, to claim the priority of the earlier application | -   |                             |
| VIII-4 | Declaration of inventorship (only for the purposes of the designation of the United States of America)                               | -   |                             |
| VIII-5 | Declaration as to non-prejudicial disclosures or exceptions to lack of novelty   | -   |                             |
| IX     | Check list   | number of sheets  | electronic file(s) attached |
| IX-1   | Request (including declaration sheets)   | 4   | -                           |
| IX-2   | Description  | 8   | -                           |
| IX-3   | Claims   | 3   | -                           |
| IX-4   | Abstract   | 1   | EZABST00.TXT                |
| IX-5   | Drawings   | 2   | -                           |
| IX-7   | TOTAL  | 18  |                             |
|        | Accompanying items   | paper document(s) attached  | electronic file(s) attached |
| IX-8   | Fee calculation sheet  | ✓   | -                           |
| IX-17  | PCT-EASY diskette  | -   | Diskette                    |
| IX-19  | Figure of the drawings which should accompany the abstract   | 1   |                             |
| IX-20  | Language of filing of the international application  | English   |                             |
| X      | Signature of applicant, agent or common representative   |  |                             |
| X-1    | Name (LAST, First)   | SMIT, Frederik, J. (Authorized Representative)                                      |                             |
| X-2    | Capacity   |   |                             |

## FOR RECEIVING OFFICE USE ONLY

|        |   |                       |
|--------|---|-----------------------|
| 10-1   | Date of actual receipt of the purported international application   | 24 SEP 2002 (S409-02) |
| 10-2   | Drawings:   |                       |
| 10-2-1 | Received  |                       |
| 10-2-2 | Not received  |                       |
| 10-3   | Corrected date of actual receipt due to later but timely received papers or drawings completing the purported international application |                       |
| 10-4   | Date of timely receipt of the required corrections under PCT Article 11(2)  |                       |
| 10-5   | International Searching Authority   | ISA/EP                |
| 10-6   | Transmittal of search copy delayed until search fee is paid   |                       |

PCT REQUEST

PSG020024WOP

Original (for SUBMISSION) - printed on 23.09.2002 02:25:36 PM

FOR INTERNATIONAL BUREAU USE ONLY

|      |   |  |
|------|---|--|
| 11-1 | Date of receipt of the record copy by<br>the International Bureau |  |
|------|---|--|

# Interface integrated circuit device for a USB connection

The invention relates to an interface integrated circuit device for interfacing a USB connection to a further circuit.

USB is a popular bus for interfacing peripheral apparatuses to a PC (Personal Computer). USB terminology defines apparatuses either as "host" or as "device". In a USB  
5 bus system one of the apparatuses (normally the PC) functions as "host" and the other apparatuses function as "device". Communication is routed between the apparatus that functions as host and one of the apparatuses that functions as device at a time. The apparatus that functions as host controls which apparatuses communicate and when.

In the implementation of USB apparatuses with integrated circuits a number  
10 approaches have traditionally been followed. In one approach both the functional circuit of the apparatus (which performs some function that is available via the bus, e.g. a digital camera function) and the USB interface are completely integrated in the same integrated circuit.

In a second implementation approach a functional circuit is augmented with a  
15 separate integrated circuit that is used as USB controller. In this approach the USB controller handles the entire USB protocol and the functional circuit interfaces to the USB controller integrated circuit via some standard intra apparatus interface, such as a memory mapped interface that uses parallel address and data lines. This second approach has the advantage that the controllers can be efficiently mass manufactured for use with different functional  
20 circuits.

In a third implementation approach, a separate transceiver integrated circuit is used. In this approach most of the USB controller function is integrated with the functional circuits, and only the analog signal handling required for USB communication is handled by the transceiver integrated circuit (as used her the word "analog" refers to signal aspects that  
25 cannot be fully described by assuming that the signals represent either the number one or the number zero). In this third approach the most signal critical aspects of USB communication are handled by the transceiver. This reduces the severity of the signal handling requirements that must be imposed on the integrated circuit that contains the functional circuits and the controller. Thus, a standard digital circuit can be used for that integrated circuit.

In recent times apparatuses have been developed that can function both as USB host and as USB device. For example, a digital camera with such a capability may be used both as a device that functions as peripheral to a PC and as a host that can interface to a printer with a USB device interface.

5           The known implementation approaches for conventional USB apparatuses that have been mentioned in the preceding have also been applied to such host/device apparatuses. Specifically in the third approach the transceiver integrated circuit has been expanded to become a so-called OTG (On The Go) transceiver that has a USB interface, a host controller interface and a slave controller interface for connection to host and device  
10 controllers respectively. With such a transceiver the USB connection can be interfaced to conventional host and device controllers to control sequencing of USB communication.

In the second approach the host and device controllers have been integrated with the transceiver circuit, the integrated circuit providing an intra apparatus standard interface for connection to functional circuits. Thus the integrated circuit controls sequencing  
15 of USB communication both during host and device operation. Existing functional circuits which are not specific for USB can be readily interfaced to a USB system via the standard interface (e.g. memory mapped) to make an apparatus function selectably as host or as device. In the first approach, finally, integrated circuits can be specifically designed to include both the transceiver, the host controller, the device controller and the functional  
20 circuits in an apparatus that can function both as host and as device.

All these approaches have the disadvantage that they fail to fully exploit the availability of existing integrated circuits that provide a USB device controller, but not a USB host controller.

Among others, it is an object of the invention to provide for USB apparatuses  
25 that are capable of functioning both as host and as device and that more fully use existing circuits that provide a USB device controller.

Among others, it is another object of the invention to provide for an interface integrated circuit that enables existing circuits with a USB device capability to function both as a USB device and as a USB host.

30           The invention provides for an integrated circuit according to Claim 1. This integrated circuit includes a transceiver circuit and a USB host controller with a standard interface for use inside an apparatus, but with a connection for an external USB device controller. That is, for the host function the integrated circuit acts as a complete USB interface, whereas for the device function it provides for a mere transceiver functionality



between its external terminals. Thus, functional circuits with built-in device controller and a standard intra apparatus bus can be interfaced to a USB bus via the integrated circuit both as host and as device. The integrated circuit supports the novel architectural concept in which two access paths from a functional circuit to the USB connection exist, separated into a first path that passes only USB device compatible signals and a second path, parallel to the first path, that provides a non-USB standard interface for generating USB host compatible signals.

In an embodiment the device interface that is connected to the external terminals of the integrated circuit is composed of at least two interfaces, comprising an external analog interface (in the sense that a USB transceiver is needed between this interface and the device controller) and a digital interface (in the sense that no transceiver is needed between this interface and the device controller). Thus, the integrated circuit supports both existing circuits with and without built-in transceiver to a device controller.

These and other advantageous aspects of the integrated circuit according to the invention will be described in more detail using the following figures.

Fig. 1 schematically shows an integrated circuit according to the invention

Fig. 2 shows a USB system

Fig. 3 shows a further USB system

Fig. 1 schematically shows an interface integrated circuit 10 with a USB connection D+, D-, Vbus, a memory mapped interface 160 and USB device controller interfaces 140, 142, 144 coupled to external terminals of interface integrated circuit 10.

Furthermore, although not shown, interface integrated circuit 10 preferably has power supply connections, a reset connection and an input for generating clock signals.

Interface integrated circuit 10 contains a USB host controller 12, an OTG USB transceiver 14, a CPU bus interface unit 16 and OTG ("On The Go") control circuitry 18. The datalines D+, D- of the USB connection are coupled to transceiver 14. OTG control circuitry 18 is coupled between USB host controller 12 and transceiver 14. OTG control circuitry 18 contains a charge pump circuit (not shown) coupled to USB line Vbus, and an input coupled to OTG-USB line ID. Furthermore OTG control circuitry 18 contains registers for storing status information and control bits for executing the OTG-USB host negotiation protocol and the USB session request protocol. USB host controller 12 is coupled to memory mapped

interface 160 via CPU bus interface unit 16. Transceiver 14 is coupled to USB device controller interfaces 140, 142, 144.

Interface integrated circuit 10 contains a clock circuit 120 and a buffer memory circuit coupled to USB host controller 12. Memory mapped bus interface 160 contains parallel bi-directional data lines 163, address lines 164, read/write control lines 165, 166 and an interrupt line 168 coupled to external terminals of interface integrated circuit 10 and CPU bus interface unit 16.

Interface integrated circuit 10 provides for an interface to a USB connection that may be used alternately for providing USB host functionality and USB device functionality at the USB connection D+, D-, Vbus. The ID line is used to signal to interface integrated circuit 10 whether operation as USB Host is required or whether operation as USB device is required. When operation as USB host is required interface integrated circuit 10 uses internal USB host controller 12 to control USB communication. When operation as USB device is required interface integrated circuit 10 routes USB communication, preferably after some signal processing, to USB device controller interfaces 140, 142, 144 leaving USB control to circuits (not shown) outside interface integrated circuit 10.

Fig. 2 shows a USB system in which device functionality is provided. The USB system contains a first apparatus 22 (e.g. a digital camera) that functions as a USB device, and a second apparatus 24 (e.g. a PC) that functions as a USB host device. First apparatus 22 contains interface integrated circuit 10, which is shown in Fig. 1 and a functional integrated circuit 20. Second apparatus 24 has a number of USB ports 26a-c (only a single line being shown to symbolize connection to each port 26a-c for the sake of clarity), one of which 26a is coupled to first apparatus 22 via the USB connection of interface integrated circuit 10. The other ports 26b-c may be coupled to other apparatuses (not shown).

Functional integrated circuit 20 contains a CPU 200, a USB device controller 202 and functional circuit 204 for performing some function (such as sampling and/or storing pixel values of camera images). USB device controller 202 is coupled between CPU 200 and the USB device interface of interface integrated circuit 10. Functional circuit 204 is also coupled to CPU 200. CPU 200 is coupled to memory mapped interface 160. Internally in functional integrated circuit memory mapped interface 160 may be coupled to other units, such as an instruction memory (not shown), a data memory (not shown), functional circuit 204 and device controller 202 etc.

One important aspect of the invention is that functional integrated circuit 20 may be an integrated circuit designed to function as a conventional USB device, i.e. not as an

OTG apparatus that can be both USB host and USB device. By connecting this functional integrated circuit 20 to a USB connection via interface integrated circuit 10 such a conventional functional integrated circuit can be used in an apparatus 22 that supports OTG, i.e. that can function both as USB host and as USB device. In Fig. 2 functioning as USB device is illustrated.

In operation second apparatus 24 functions as a USB host, selecting via which of the ports 26a-c USB communication should take place and controlling whether and in which direction first apparatus 22 receives or transmits data. Transceiver 14 is a conventional USB-OTG transceiver (USB On The Go), which is known per se and which receives and transmits USB signals between device controller 202 and second apparatus 24. Transceiver 14 in interface integrated circuit 10 handles "analog" signal processing of the USB signals, such as analog detection of the presence of the host (second apparatus 24), sampling conversion between differential signals on data lines D+, D- into single ended digital signals etc., as well as conversion of single ended signals from device controller 202 into USB signals upon transmission to host apparatus 24. An example of a combination of signal lines that may be used for communication between transceiver 14 and USB device controller 202 is:

OE\_Tp\_Int\_N

VM

VP

RCV

SE0\_VM

DAT\_VP

The VM and VP lines (which are output lines from interface integrated circuit) reflect single ended values of the D- and D+ lines of the USB connection. These signal lines may be controlled to operate in a selected one of a number of modes, under control of the content of a mode selection register (not shown) in interface integrated circuit 10. The modes included differential USB signaling modes (VP\_VM) and single ended signaling modes (DAT\_SE), and unidirectional bi-directional modes. In a first mode (DAT\_SE0), the DAT\_VP, SE0\_VM lines are used as follows.

- The DAT\_VP line is used to send single ended data to the transceiver, (when OE\_TP\_INT\_N = low), or to receive single ended data from the transceiver, (when OE\_TP\_INT\_N = high).

- The SE0\_VM pin is used to either force the D+/- outputs of the transceiver to the single ended zero (SE0) state, (when OE\_TP\_INT\_N = low), or to indicate that the D+/- lines are both logic low, (when OE\_TP\_INT\_N = high).

In a second mode (VP\_VM), the DAT\_VP, SE0\_VM and RCV pins are used as follows.

- 5 - The DAT\_VP pin is used to drive the level of the D+ pin, (when OE\_TP\_INT\_N = low), or to indicate the logic level on the D+ pin, (OE\_TP\_INT\_N = high).
- The SE0\_VM pin is used to drive the level of the D- pin, (when OE\_TP\_INT\_N = low), or to indicate the logic level on the D- pin, (when OE\_TP\_INT\_N = high).
- The RCV pin is always an output, and comes from a differential receiver (not shown) in the transceiver circuit.

10 In the unidirectional modes DAT\_VP and SE0\_VM are always inputs of interface integrated circuit 10. In the bi-directional modes the direction of these signals (input or output) depends on the value of OE\_TP\_INT\_N (as described for the first and second mode). In addition a UART (Universal Asynchronous Receiver/Transmitter) interface mode  
15 may be used, in which DAT\_VP and SE0\_VP are used as receive (RXD) line and transmit line (TXD) line respectively.

In functional integrated circuit 20 device controller 202, which is a conventional USB device controller, processes these signals and communicates with CPU 200 in order to communicate data and or commands form host apparatus 24 or to obtain data  
20 that has to be sent to host apparatus 24. The connection between functional integrated circuit 20 and interface integrated circuit 10 via memory mapped interface 160 need not be used during operation as device apparatus. All communication for the USB connection passes via device controller 202 through device controller interface 140 in this case.

Fig. 3 shows how first apparatus 22 may be used as USB host. In this case the  
25 USB connection of interface integrated circuit 10 is coupled to a USB interface 32 of a third apparatus 30 that functions as USB device. In this case CPU 200 in functional integrated circuit 20 writes or reads information to or from host controller 12 via memory mapped interface 160, when a computer program executed by CPU 200 indicates that data or commands have to be written or read. Host controller 12, OTG USB transceiver 14 and OTG  
30 ("On The Go") control circuitry 18 communicate data and commands via the USB connection of interface integrated circuit 10 as a USB host. This may be done in way that is known per se. Host controller 12 controls scheduling. OTG control circuitry 18 activates the charge pump and supplies supply power to the Vbus line of the USB connection of interface integrated circuit (substantially no such power is supplied when operating as USB device).

When operating as USB host device controller interface 140 need not be used. All information for communication via the USB connection passes between functional integrated circuit 20 and interface integrated circuit 10 via memory mapped interface 160.

It will now be appreciated that, interface integrated circuit realizes a hybrid interface, with a controller function for part of the possible communication and merely a transceiver function for another part of the possible communication (as USB host and as USB device respectively). Furthermore, for USB communication from one USB connection at least two interfaces between interface integrated circuit 10 and functional integrated circuit 20 are provided, i.e. one dedicated interface to USB device controller 202 in functional integrated circuit 20 and one general purpose interface 160. Thus, it has been made possible to use a functional integrated circuit 20 alternatively as USB host and as USB device, although the functional integrated circuit has originally been designed to act merely as a USB device and not as a USB host. No additional device controller is needed in interface integrated circuit 10, which reduces the amount of silicon area needed in interface integrated circuit 10.

As shown in Fig. 1, interface integrated circuit 10 is preferably also provided with a third interface 142, 144 that comprises analog USB signal lines 142, 144 (like D+ and D- that enable interfacing to a functional integrated circuit with device controller that is integrated with a USB transceiver. The USB transceiver 14 of interface integrated circuit 10 passes analog signals from USB connection D+, D- to this interface 142, 144 in case of operation as device. Thus, interface integrated circuit 10 provides for use of different types of functional integrated circuits, with and without built-in transceiver for their device controller.

Although all functional circuits are preferably integrated in functional integrated circuit 20 as shown, it should be understood that, without deviating from the invention interface integrated circuit 10 may be used in combination with functional circuits that are distributed over a greater number of integrated circuits, and that the functional circuits may in fact contain discrete components. Also, the function of device controller 202 may be partly or entirely performed by CPU 200. In this case CPU 200 communicates USB information either via parallel interface 160 or via dedicated USB interface 140, or 142, 144 dependent on the mode of operation (host or device).

It should be noted that interface integrated circuit 10 permits the hybrid use of modes with different speeds. USB communication can occur, amongst others, in the so-called full-speed mode and in the so-called high speed mode (the latter being faster). Operation in a given mode requires a host apparatus and a device apparatus that both support operation at

the speed of the relevant mode. Interface integrated circuit 10 may be designed to operate as a host in a selectable one of different speed modes, under control of the functional circuits and as a device in a mode selected by device controller 202. Thus, the speed during operation as device and host respectively can be selected independently of one another.

## CLAIMS:

1. An interface integrated circuit device for interfacing a USB connection to a further circuit, the interface integrated circuit comprising:
  - first external terminals for connecting to a USB bus;
  - a transceiver capable of transceiving both for a USB host and for a USB
  - 5 device, the transceiver having a USB interface, a host interface and a device interface, the USB interface being coupled to the first external terminals;
  - second external terminals coupled to the device interface for connection to an external USB device controller;
  - a host controller coupled to the host interface, the host controller having a
  - 10 parallel data/address bus;
  - third external terminals coupled to the parallel data/address bus.
2. An integrated circuit device according to Claim 1, wherein the device interface comprises both an analog USB device interface and a transceived digital USB device
- 15 interface for connection to an external USB device controller without and with an external transceiver, respectively.
3. An electronic apparatus with a USB connection, the electronic apparatus comprising a functional circuit with a processor, a parallel address data bus coupled to the
- 20 processor and a USB device controller circuit with a USB interface in parallel with said address/data bus, the apparatus comprising an interface integrated circuit electronically between the USB connection on one hand and the parallel address/data interface and the USB interface on the other hand, the interface integrated circuit comprising:
  - first external terminals for connecting to the USB connection;
  - 25 - a transceiver capable of transceiving both for a USB host and for a USB device, the transceiver having a USB interface, a host interface and a device interface, the USB interface being coupled to the first external terminals;
  - the device interface being connected to the USB device controller circuit in said functional circuit;

- a host controller coupled to the host interface, the host controller being coupled to the processor via the parallel data/address bus.

4. An electronic apparatus according to Claim 3, wherein the apparatus is arranged to use USB communication from said host controller via the USB connection in a first speed mode when operating as USB host and to use USB communication via the USB connection in a second speed mode, different from said first speed mode, as determined by the device controller when operating as USB device.
5. An electronic system comprising one or more USB bus connections, a host apparatus and a device apparatus, at least one of the host and the device apparatus comprising a functional circuit with a processor, a parallel address data bus coupled to the processor and a USB device controller circuit with a USB interface in parallel with said address/data bus, the apparatus comprising an interface integrated circuit electronically between the USB connection on one hand and the parallel address/data interface and the USB interface on the other had, the interface integrated circuit comprising:
- first external terminals for connecting to a USB bus connection;
  - a transceiver capable of transceiving both for a USB host and for a USB device, the transceiver having a USB interface, a host interface and a device interface, the USB interface being coupled to the first external terminals;
  - the device interface being connected to the external USB device controller circuit;
  - a host controller coupled to the host interface, the host controller being coupled to the processor via the parallel data/address bus.
6. A method of operating an interface integrated in a USB system, the method comprising:
- receiving a selection whether the apparatus containing the interface integrated circuit should operate as a USB host or as a USB device;
  - transceiving USB signals with a transceiver in the interface integrated circuit;
  - sequencing USB communication via the transceiver with a host controller in the interface integrated circuit and communicating USB transceived data to or from functional circuits outside the integrated circuit via a parallel address data interface when USB host operation is selected, and



- passing USB signals from the transceiver to a device controller in the functional circuits outside the integrated circuit when USB device controller operation is required.

## ABSTRACT:

An electronic apparatus with a USB connection has a functional circuit with a processor, a parallel address data bus coupled to the processor and a USB device controller circuit with a USB interface in parallel with said address/data bus. The apparatus contains an interface integrated circuit electronically between the USB connection on one hand and the parallel address/data interface and the USB interface on the other hand. The interface integrated circuit has external terminals for connecting to a USB bus, a transceiver capable of transceiving both for a USB host and for a USB device, the transceiver having a USB interface, a host interface and a device interface. The USB interface is coupled to the USB connection. The device interface is connected to the external USB device controller circuit. A host controller is coupled to the host interface, the host controller being coupled to the functional circuits via the parallel data/address bus.

CONFIRMATION COPY




FIG. 1

2/2




FIG. 2




FIG. 3